Manage subscriptions


You can follow the discussion on How to create a signal vector in VHDL: std_logic_vector without having to leave a comment. Cool, huh? Just enter your email address in the form here below and you’re all set.