One question that I’ve debated many times over the years is whether it’s OK to use variables for registers in VHDL. It’s safe to say that newbies are more likely to do it than experienced VHDL designers. But is there any merit to that, or is it just a matter of preference?
In this blog post, I will try to shed some light on the issue so that you can make an informed decision about using this design practice.