VHDL testbench boilerplates
VHDL testbench boilerplates verifying the same UART receiver using plain VHDL, VUnit, UVVM, and OSVVM. Includes Questa project files and walkthrough videos.
Showing 1–12 of 17 results
-
-
VHDL module: Unicode (UTF-8) decoder and encoder
UTF-8 decoder and encoder modules that let your text-processing VHDL project operate on 21-bit Unicode code points instead of variable-length byte streams.
-
VHDL module: Wishbone crossbar interconnect
This VHDL module lets multiple Wishbone masters talk to multiple slaves simultaneously using a crossbar switch topology.
-
VHDL modules: Sorting algorithm FPGA implementations
This demo project contains five VHDL implementations of two hardware-friendly sorting algorithms: (Odd-even) Brick sort and Selection sort.
-
VHDL registers UART test interface generator
$39This tool generates a VHDL module and a Python script to read from or write to any number of custom FPGA registers using UART.
-
VHDL package: Binary file reader/writer
$29These VHDL packages provide a user-friendly interface for binary file access in simulation to read or write bit vectors of any length.
-
VHDL package: WAV audio file reader/writer
$29These VHDL packages read and write WAV audio files. They provide a user-friendly way to run VHDL simulations on audio processing modules.
-
VHDL module: AXI-style UART
$15This project contains three general-purpose, AXI compatible, universal asynchronous receiver-transmitter (UART) modules.
-
VHDL package: Generic list of protected type
$15This VHDL package can store any data type in dynamic memory. It mimics the behavior of Python’s list class and supports negative indexing.
-
VHDL RC servo controller using PWM
$0This VHDL module controls the position of an RC servo like the TowerPro SG90 motor using pulse-width modulation (PWM).
-
VHDL PWM generator
$0This VHDL module generates a pulse-width modulation (PWM) signal with generic counter length and run-time configurable frequency.
-
VHDL sine wave generator using block RAM
$0This VHDL module reads pre-calculated values from block RAM in the FPGA to generate a smooth sine wave pattern on the output signal.
End of content
End of content