VHDL modules: Sorting algorithm FPGA implementations
This demo project contains five VHDL implementations of two hardware-friendly sorting algorithms: (Odd-even) Brick sort and Selection sort.
Showing all 10 results
-
-
VHDL registers UART test interface generator
$39This tool generates a VHDL module and a Python script to read from or write to any number of custom FPGA registers using UART.
-
VHDL module: AXI-style UART
$15This project contains three general-purpose, AXI compatible, universal asynchronous receiver-transmitter (UART) modules.
-
VHDL RC servo controller using PWM
$0This VHDL module controls the position of an RC servo like the TowerPro SG90 motor using pulse-width modulation (PWM).
-
VHDL PWM generator
$0This VHDL module generates a pulse-width modulation (PWM) signal with generic counter length and run-time configurable frequency.
-
VHDL sine wave generator using block RAM
$0This VHDL module reads pre-calculated values from block RAM in the FPGA to generate a smooth sine wave pattern on the output signal.
-
VHDL dual 7-segment display controller
$0This VHDL module shows a decimal value from 0 to 99 on the Pmod SSD: Seven-segment Display from Digilent or similar dual 7-segment display.
-
VHDL debouncer – single switch or multiple bits
$0This VHDL project contains three modules that can debounce a switch or a button or arrays of them using a generate statement.
-
VHDL ring buffer FIFO in block RAM
$0This VHDL implementation of a ring buffer FIFO has generic data width and depth settings.
-
VHDL AXI FIFO using block RAM
$0This VHDL implementation of an AXI-style FIFO has generic data width and depth settings.
End of content
End of content