Test your coding skills with this VHDL quiz after completing tutorials 6-11 from the Basic VHDL Tutorial series!

If you read the blog posts, watched the videos, and did the exercises you should be qualified to answer most of the questions in the quiz. The quiz is intentionally made a little bit challenging. If you don’t know the answer, try to use your reasoning skills to figure out the most likely answer.

Read the explanations that come after each answer, there’s some micro-learning in there.

Share the quiz to show your results !


Just tell us who you are to view your results !

Basic VHDL Quiz - part 2 I got %%score%% of %%total%% right
0%

Leave a Reply

Your email address will not be published. Required fields are marked *

This site uses Akismet to reduce spam. Learn how your comment data is processed.

2 thoughts on “Basic VHDL Quiz – part 2

  1. Though those two codes are logically equivalent, the right one infers a transparent latch, it shouldn’t be used for synthesis.

    Posted on September 15, 2017 at 4:25 pm
    1. I don’t think it does, but I’m not 100% sure what the synthesis tools do all the time.

      This will infer a latch:

      process(InSig) is
      begin
          if InSig = '0' then
              OutSig <= '1';
          end if;
      end process; 
      

      This shouldn’t create any latches:

      process(InSig) is
      begin
          OutSig <= '0';
          if InSig = '0' then
              OutSig <= '1';
          end if;
      end process; 
      

      A link to the question:

      Posted on September 15, 2017 at 7:55 pm