Clk’event vs rising_edge
When you have worked with VHDL code written by many other FPGA engineers, you are bound to notice that there are two common ways to model an edge detector in VHDL. There’s the rising_edge(clk) statement, and there’s the old-style clk’event and clk = ‘1’ method. The two if-statements do the same thing once the code…